A High Performance and Robust FIFO Synchronizer-Interface for Crossing Clock Domains in SFQ Logic

Published in Arxiv, 2021